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ABSTRACT 
A new type of integrated circuit switch which uses internal photon generation and detection 
techniques is being developed. Internal optical coupling is used to  allow electrical isolation between 
thc driving source and the output switch tcrminals. The device, called the photon-coupled isolation 
switch, consists of a monolithic silicon integrated driver circuit which supplies bias t o  a gallium 
arsenide (GaAs) photon-emitting diode. The  emitting diode is optically coupled to  an 
electrically-isolated silicon (Si) phototransistor which provides the isolated output switch terminals. 
The development program for this three-wafer integrated circuit consists of two phases: 
0 Phase I ,  design and breadboarding of the driver circuit and development of the 
emitting diode-phototransistor pair (GaAs switch). 
Phase I I ,  integration of the driver circuit and prototype production of thc complete 
isolation switch. 
0 
Phase I was previously completed with an evaluation of the driver circuit breadboard and 
development of the GaAs switch. Under Phase 11, integrated circuit masks for proccssing the 
monolithic driver circuits were designed and fabricated. The processing was begun and some 
marginal driver circuits were produced. 
During the last quarter of the program, the integrated circuit processing was continued. Good 
driver circuit wafers were produced. Isolation switches were assembled, tested and found to  satisfy 
the design requirements and device specifications. 
PRECEDING PAGE GLANK NOT FILMED. 
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SECTION I 
INTRODUCTION 
The function of an isolation transformer provides the system designer with the capability of 
coupling signals between circuits operating at  different dc potentials. The absence of common 
ground connections also produces signal coupling without the introduction of interference from 
extraneous ground noise. Unfortunately, the isolation function cannot be effectively provided with 
the processing techniques used in conventional integrated circuits. However, in the present contract, 
a new type of integrated circuit isolation switch is under development, using optoelectronic 
techniques. This device will use internal photon generation and detection to  provide output switch 
terminals which are electrically isolated from all other terminals of the switch. Efficient signal 
coupling is being obtained using a gallium arsenide (GaAs) P-N junction, photon-emitting diode 
coupled with a silicon (Si) P-N junction photodetector, both of which have photo responses which 
peak near 0.9 p m  at 2 5 ° C .  Previously developed isolation devices which use the GaAs-Si optical 
pair include an isolated-input transistor, an isolated-gate PNPN-type switch, a mu1 tiplex switch 
requiring no driving transformer, and an isolated-input pulse amplifier. ' 9 2 7 3  
The isolation switch under development in the present contract combines three semiconductor 
wafers: 
A monolithic Si integrated circuit, 
A GaAs photon-emitting diode, and 
A Si phototransistor. 
The integrated circuit wafer consists of a ten-input DTL gate that is designed t o  supply forward 
current to the GaAs diode, biasing it into the photon-emission mode. Photons are coupled from the 
emitting diode to the phototransistor through a layer of high-refractive-index glass. This minimizes 
losses at material interfaces that, in the case of an air coupling medium, could result due to the high 
refractive indices of GaAs and Si. Photon absorption near the collector-base PN junction biases the 
transistor as would electrical biasing. 
The development program is divided into two phases. Phase 1 was completed4 with the 
development of the emitting diode-phototransistor pair (GaAs switch) and the design and 
breadboarding of the driver circuit. Under Phase 11, the Si monolithic circuit (driver circuit) is to be 
produced and the three-wafer isolation switch is t o  be assembled in an integrated circuit flat 
package. Previously, under Phase 11, the integrated circuit component layout was developed and 
processing was initiated. This report describes activities carried out during the previous quarter of 
the program, that resulted in the production of good driver circuit wafers; subsequently, complete 
isolation switches wcre assembled which met the design requirements and device specifications. 
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SECTION I1 
TECHNICAL DISCUSSION 
A. ISOLATION SWITCH TESTING 
1. Fabrication Process Evaluation 
The detailed assembly steps for the isolation switch were previously d e ~ c r i b e d . ~  Preliminary 
evaluation of this processing was conducted with isolation switches built using electrically inferior 
semiconductor wafers. The most important result of this procedure was a change in the choice of 
the integrated circuit flat package. The first type of package was selected for its large glass-free 
wafer mounting area. There was also a region in the center of the bottom where gold plating was 
missing. Because this package is usually used with silicon chips mounted with glass frit, the gold-free 
area is usually unimportant. For the isolation switch, however, metallized ceramic wafers are 
mounted to  the package bottom using alloy preforms. In the first package, the alloy tended to  flow 
t o  the plated portion of the package bottom, resulting in lumps of excess alloy around the bottom 
of the ceramic wafers. The new package is dimensionally identical to the former package, but the 
bottom is completely plated. Isolation switches mounted in the new packages show no  gold lups. 
N o  significant problems developed in wafer mounting or lead bonding, which verified that the 
assembly procedure was adequate. 
2. Electrical Evaluation 
Preliminary electrical evaluation was performed on five isolation switches built with good 
semiconductor wafers. Circuit parameters, measured at -20" C, 25" C ,  and 100" C, are given in Tables 
I and 11, along with the design specifications and measurement conditions. The test procedure used 
is described in the Appendix. The ten input diode terminals were connected together to  give 
worst-case values of the power dissipation in the OFF-condition,  PO^^, the input diode current in 
the ON- and OFF-conditions, and the input diode breakdown voltage. For these tests, the diode 
breakdown was determined as the difference between the input voltage and the supply voltage. less 
0.2 V for the drop across the resistor in series with the input diodes and the power supply, R1. 
The data show that only one isolation switch met all design specifications. Four devices failed 
to  satisfy the specification for the phototransistor current, IC at  VCE = 0.6 V, VCC = 3.5 V, and T 
= 100 C, and one of these also had an excessive turn-ON time, t l ,  at VC'c = 3.5 V. These 
parameters are related to  the light emission of the GaAs diode, the optical coupling and 
phototransistor gain. As indicated by the satisfactory performance of Phase I GaAs s ~ i t c h e s , ~  these 
results are not typical of that expected for the isolation switches. Selection techniques used for the 
GaAs diodes and phototransistors insure sufficient optical coupling to  meet the specifications for lC 
and t l .  
2 
Parameter 
'ON 
'ON 
'ON 
r:r: 
PO[:,: 
pOPl: 
11 
I1 
4 
'I 
I 1  
I I  
BVCE( 
ICE0 
"Dl 
S pccification 
Valuc 
< 200 
< 200 
< 200 
< 1  
G1 
G I  
a lo4 
e to4 
GS lo4 
< - I  
< - I  
S-1 
2 6.5 
2 35 
GI00 
- 
Unit 
mW 
mW 
mW 
mW 
mW 
mW 
nA 
nA 
nA 
mA 
mA 
mA 
V 
V 
nA 
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Table 1. Preliminary Isolation Switch Characteristics 
I 
164 
171 
144 
0.86 
0.86 
0.81 
< I  
< I  
24.8 
-0.189 
-0.190 
-0.174 
7.9 
72 
1 
2 - 
60 
I70 
143 
0.90 
0.90 
0.83 
Q 1  
<I 
28.0 
-0.197 
-0.200 
-0.178 
8.0 
84 
1.3 
Devicc 
3 - 
165 
172 
145 
0.90 
0.90 
0.83 
Ql 
< I  
23.0 
-0.197 
-0.200 
-0.179 
7.9 
75 
I 
4 
I58 
167 
139 
0.90 
0.90 
0.86 
Q1 
Q1 
42.0 
-0.195 
-0.200 
-0.178 
8.0 
70 
1.2 
- 
5 - 
66 
71 
42 
0.90 
0.91 
0.84 
g1 
c1 
36.0 
-0.198 
-0.200 
-0.180 
7.9 
86 
1.1 
- 
T 
( O C )  - 
25 
-20 
too 
25 
-20 
too 
25 
-20 
100 
25 
-20 
IO0 
25 
25 
25 - 
Conditions - 
vcc 
(V) -
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
4.5 
- 
- 
- 
- 
Additional tests of the isolation switch were made at  25" C, using a breadboard connection of 
various driver circuit wafers and a representative GaAs photon emitting diode. The data for six 
units, shown in Table 111, consist of:  
The emitting diode current, 1D2, for a worst-case ON-condition (with the supply 
voltage Vcc = 3.5 V and the input voltage  VI^ = 6 V) and OFF-condition (with 
VCC = 4.5 V and VIN = 1 V) 
The power dissipation, PON, in a worst-case ON-condition (with VCc = 4.5 V and 
The breakdown voltage of the input diode, BVDl, 
The input diode current, IIN,  in a worst-case ON-condition (with VCc = 4.5  V and 
VIN = 6 V) 
VIN = 0). 
Values obtained for PON, BVD],  and I I N  agree closely with those in Table I .  From the 
worst-case design6, the calculated minimum value for ID2 at 25 C in the ON-condition, I D ~ ( o N ) ,  is 
24.0 mA. In Table 111, five devices have values of ID2(ON) between 24.3 and 24.6 mA. For  one 
device, ID*(ON) was 23.8  mA, which is within the measuring accuracy of the worst-case value. 
Values i n  Table 111 for I D 2  in the OFF-condition, ID~(oFF) ,  range from 43 to 48 nA; this current 
level results in negligible photo emission and, thereby, photo-induced leakage in the phototransistor. 
3 
Parameter 
Spccification 
Value Unit 
100 nA 
100 n A  
10 p A  
0.6 V 
0.6 V 
0.6 V 
0.6 V 
0.6 V 
0.6 V 
15 rnA 
15 mA 
15 rnA 
ICE0 
ICE0 
ICE0 
VCCS 
Vces 
VCES 
VCES 
VCES 
VCES 
IC 
IC 
'C 
1 
1.4 
<1 
5.95 
0.14 
0.14 
0.36 
0.4 
0.22 
- 
18.5 
23.0 
12.5 
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Table 11. Preliminary Isolation Switch Output Characteristics 
("C) 
25 
-20 
100 
+25 
-20 
100 
25 
-20 
100 
25 
-20 
100 
vcc 
(V) 
4.5 
4.5 
4.5 
3.5 
3.5 
3.5 
3.5 
3.5 
3.5 
3.5 
3.5 
3.5 
I 3  
1.4 
<1 
6.3 
0.14 
0.11 
0.23 
0.24 
0.15 
0.39 
27.5 
31.0 
18.5 
2 - 
1.9 
< 1  
4.8 
0.17 
0.14 
0.31 
0.26 
0.20 
- 
19.2 
17.0 
13.2 
4 
1.8 
< 1  
9.4 
0.17 
0.14 
0.31 
0.30 
0.23 
- 
18.5 
18.2 
13.4 
VI = Pulsc 
5 
vel: IC 
1.3 
< I  
3 .O 
0.17 
0.14 
0.38 
0.27 
0.23 
- 
19.2 
18.6 
12.5 
Device 
I 
2 
3 
4 
5 
6 
'D2(ON) 'D2(OFF) 'ON 
(mA) (nA) (mW) 
Vcc = 3.5 v vcc = 4.5 v vcc = 4.5 v 
V I N = 6 V  VIN = 1 v VIN = 6 V 
23.8 48 160 
24.3 43 167 
24.4 44 164 
24.8 43 166 
24.3 45 162 
24.6 43 164 
onditions 
VI 
(v) 
1 
1 
1 
3 
3 
3 
3 
3 
3 
3 
3 
3 
20 
20 - 
20 
- 
- 
- 10 
10 
10 
15 
15 
15 
- 
- 
- 
- 
- 
0.6 - 
0.6 - 
0.6 - 
Switching Times 
100 3.5 
100 
Table Ill. Characteristics of Several Isolation Switches 
BvD 1 
(V) 
I I N =  10 A 
8.3 
8.2 
8.2 
8.2 
8.2 
8.2 
'IN 
(mA) 
Vcc = 4.5 v 
VIN = 0 
-0.192 
-0.196 
-0.190 
-0.198 
-0.192 
-0.196 
4 
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A primary relationship in the design of the driver circuit for the OFF-condition is that between 
the input voltage and the voltage applied to the emitting diode. A detailed measurement was made 
of this characteristic for a representative driver circuit and emitting diode. The results arc described 
in Figure 1. The relationship between input voltage and emitting diode current for the same devices 
is shown in Figure 2. These results are within the design tolerances. 
3. Environmental Test Evaluations 
The isolation switches that were mounted in the new package for evaluation of the device 
assembly techniques were continued through final processing. Preliminary environmental tests were 
1 .o 
0 .E 
0.6 
h > 
v 
(\I 
0 
> 
0.4 
0.2 
0 
0 0.4 0.8 1.2 1.6 
"IN (VI 
t A l 4 8 5 4  
Figure I .  Input Voltage-Emitting Diode Voltage Characteristic 
for Representative Isolation Switch 
5 
Report No. 03-68-25 
10- 
10- 
10- 
10- 
CI 
9 
el 
O 
10- 
10- 
10- 
10- 
vcc =4.sv 
- 
T =  2 5 ° C  B 
A 
I 
0 0.4 0 .8 1.2 1.6 2 .o 2.4 
VIN ( V I  C A I  4855 
Figure 2. Input Voltage-Emitting Diode Current Characteristic 
for Representative Isolation Switch 
conducted to examine the units for gross defects. A process lot of 16 units was separated into three 
groups, submitted for environmental testing, and tested electrically for open or short-circuited leads 
and for isolation of chips from each other and the package. The tests performed were: 
0 Variable Frequency Vibration-20 to  2000 t o  20 Hz at 50 g, three perpendicular 
planes, 15 minutes per plane. 
Mechanical Shock -10,000 g, 0.2 ms onset time, all six planes, five blows per plane. 
Temperature Cycling -10 cycles consisting of 15 minutes a t  -65"C,  5 minutes at 
25" C ,  15 minutes at  150" C, and 5 minutes at  25" C .  
0 
0 
N o  failures were noted. These tests support the recommendation based on tests with GaAs switches 
made earlier6 that temperature cycling should be limited to -65" C and 150°C. 
6 
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Following thcse tests, four electrically good isolation switches (Nos. 1, 2,  4, and 5 described in 
Tablc I )  wcre subjected to  the previously described environmental tests and to  acceleration of 
20,000 g's for a period of one minute, with the units mounted in each of threc mutually 
perpcndicular planes. The evaluation tests consisted of operational measurements and tests for 
isolation. None of the devices exhibited lead or bond fracture, or change in the isolation or the 
optical coupling. 
B. DEVlCE STUDIES 
Recently processed phototransistors have exhibited somewhat greater collector-to-emitter 
leakage currents, ICE-,, at higher temperatures. A significant characteristic is the relation between 
lCEO at 25" C and at  lOO"C, as illustrated in Figure 3. The leakage current a t  100" C is now greater 
for devices having the same value of 25°C leakage. As a result, the yields have been low. Two 
possible causes are: 
The current gain at  low-current levels is now relatively greater at 100°C. 
The leakage current, I C ~ ~ ,  is now greater and the current gain at  low currents is 
now relatively lower at 25 "C. 
Transistor processing is being evaluated t o  determine if some apparently subtle change that 
affected the leakage current change can be identified. This procedure of slightly modifying the 
process to compensate for various "minor" process variations and uncontrolled effects is well 
established in the art of transistor production. The studies underway should promptly result in 
lowering of the leakage current levels at  100" C. 
7 
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100 
1 0  
1 
0.1 
1 
/ 
, , , I I 1 I I I I 1 l l l l l l  I I I r r l l ,  
10 100 1000 
lCEO 9 100 C (PA)  
SC1 4223 
Figure 3. Phototransistor Collector-Emitter Leakage Current Characteristic 
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SECTlON 111 
CONCLUSIONS AND RECOMMENDATlONS 
Good integrated driver circuits were produced. Complete isolation switches were fabricated 
which satisfy the device  specification^.^ Production of the isolation switches will be directed toward 
fabrication of the deliverable devices. 
9 
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. 
APPENDIX 
ISOLATION SWITCH TEST PROCEDURE 
This test procedure defines device and test parameters and describes test conditions for the 
complete isolation switch. A functional representation of the isolation switch, with the terminal 
parameters defined, is shown in Figure A-1. Components of the driver circuits are identified in the 
isolation switch schematic, Figure A-2. Parameter design specifications and measurement conditions 
are described in Table A-1. Other conditions may be used in the report for device evaluation 
purposes. The test circuits for measuring switching times and noise transmissibility are shown in 
Figures A-3 and A-4, respectively. The power supply’s voltage design range is 3.5 to  4.5 V, and the 
ambient temperature range is -20 to  100°C. 
,4- 1 
. 
. 
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+ 7- 
I N P U T ,  V I  
DRIVER 
C I R C U I T  I 
C A I  6233 
1 
I C  
t 
+ 
O U T P U T ,  
- 
"CE 
- PHOTON E M I T T I N G  DIODE 
Figure A-1. Photon Coupled Isolation Switch 
SCO 989 5 
Figure A-2. Isolation Switch Schematic 
A-2 
Parameter 
Input Voltage: 
at “1” level 
at “0” level 
Input Current: 
at “1” level 
at “0” level 
Output Saturation (ON) 
Voltage 
Output (ON) Current 
Output Leakage (OFF) 
Current 
Output Breakdown Voltage 
Isolation Capacitance 
(between output and al l  
other terminals) 
Switching Times: 
Turn ON 
Turn OFF 
Noise Transmissibility 
Power Dissipation: 
Switch ON 
Switch OFF 
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Table A-I. Isolation Switch Specifications 
Symbol 
VI 
‘I 
11 
“CES 
IC 
‘CEO 
BVCEO 
CIS0 
tl  
t2 
‘n 
’ON 
P~~~ 
Conditions 
V I = 6 V  
VI = 0.1 v 
V I = 3 V , I c =  10mA 
VI = 3 V, VCES = 0.6 V 
VI = 1 v, VCE = 2 0 v  
Temp. = +2S0 C 
Temp. = +lOO°C 
VI = 0 V, IC = 100 PA 
freq = 1.0 kHz 
(See Figure A-3) 
(See Figure A-3) 
(See Figure A-4) 
VI = 3 v ,  IC = 0 
VI = 0 v ,  IC = 0 
Min 
3.0 
0 
10 
35 
100 
Value 
M a  
6.0 
1 .o 
50 
-1.0 
0.6 
0.1 
20 
10 
10 
PS 
2.0 
200 
1.0 
Unit 
V 
V 
PA 
mA 
V 
mA 
PA 
PA 
V 
PF 
PS 
V 
mW 
mW 
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PULSE 
GENERATOR 
ISOLATION 
SWITCH 
+3v ---- 
VI 
0 
n 
0 -  L 
Figure A-3. Switching Time Test 
+20v 
PROBE CAPACITANCE 10pF 
PHOTON- 
lNDl ...a . 
PULSE 
GENERATOR 
- 
5v ---- F j  t ,  = t f  5 20nr WAVEFORM 
A T  E M I T T E R  
OUTPUT I I  I 0 
L' 
WAVE FORM 
A T  COLLECTOR 
7' OUTPUT 
C A I  6235 
Figure A-4. Noise Transmissibility Test 
A-4 
